LSI Logic has added to its RapidChip structured Asic family new design options for high speed serial applications.

Available are up to 48 SERDES (serialiser/deserialiser) elements, up to five million gates and 3.7Mbits of RAM, based on the firm’s recently introduced MatrixRAM internal memory architecture. There is also support for high bandwidth memory interfaces such as DDR2 and QDR.